



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11)Publication number: 09083486

(43)Date of publication of application: 28.03.1997

(51)Int.CI.

H04J 13/00
H03H 17/00
H03M 1/12

(21)Application number: 07255758

(71)Applicant:

N T T IDO TSUSHINMO KK
YOZAN:KK

(22)Date of filing: 08.09.1995

(72)Inventor:


KOTOBUKI KOKURIYOU
SHU NAGAAKI
YAMAMOTO MAKOTO
SAWAHASHI MAMORU
ADACHI FUMIYUKI
TAKATORI SUNAO

(54) FILTER CIRCUIT FOR COMMUNICATION

(57)Abstract:

PROBLEM TO BE SOLVED: To reduce the power consumption, the cost and to improve the yield by using a sample-and-hold circuit to hold intermittently an analog output signal so as to minimize the operating speed of an A/D conversion circuit.

SOLUTION: A sum arithmetic section MF outputs an analog output signal Aout and outputs a clock signal C1 deciding a timing of data hold of an internal sample-and-hold circuit S/H 3 and a reset signal RST representing a data hold timing of a top circuit to a peak detection section PD. The peak detection section outputs a clock signal C2 corresponding to the clock signal C1, a data number N to be held and a register selection signal RSEL to be held to the sample-and-hold circuit S/H 3. Thus, the sample-and-hold circuit S/H 3 holds intermittently an analog output signal of the sum arithmetic section MF to minimize the operating speed of an A/D conversion circuit, to reduce the power consumption and cost and to improve the yield.



Japanese Laid-Open Patent Publication No. 83486/1997
(Tokukaihei 9-83486) (Published on March 28, 1997)

(A) Relevance to claim

The following is a translation of passages related to no claim of the present invention.

(B) Translation of the related passages

[EXAMPLE]

[0010]

In Fig. 1, a matched filter is provided with a sample hold circuit "S/H3" at the following stage of a product-sum computing section "MF" of Fig. 17 to hold an analog output signal transmitted from the product-sum computing section; and an A/D converter for digitalizing an analog output signal Aout transmitted from the sample hold circuit. The sample hold circuit is controlled by a peak detecting section "PD". The product-sum computing section outputs to a peak detecting section PD a clock signal C1 for determining a timing of holding data in the sample hold circuit, and a reset signal RST indicative of a timing of holding data in the first sample hold circuit, as well as the Aout signal. The peak detecting section controls the S/H3 in response to these signals.

[0011]

The peak detecting section outputs to the sample hold

circuit S/H3 a clock C2 corresponding to the C1 and outputs the number N ('i' of the above equation (1)) of data to be held. The number N may have a predetermined number of kinds, e.g., three kinds at a maximum. Each of the numbers is registered in the register (not shown) of the sample hold circuit, and a register selection signal RSEL used for this operation is inputted from the PD to the S/H3.

BEST AVAILABLE COPY

[7]

アリックTMである。

【図6】 同実施例における第3のタイプのスイッチを示す回路図である。

【図7】 同実施例におけるA/Dコンバータ示す回路図である。

【図8】 [図6]/Dコンバータにおける電子化回路を示す回路図である。

【図9】 同実施例における積相減算回路を示す回路図である。

【図10】 同実施例におけるサンプル・ホールド回路を示す回路図である。

【図11】 同実施例に含まれる反転增幅器を示す回路図である。

【図12】 図8(図7)のサンプル・ホールド回路におけるマルチブレーカを示す回路図である。

【図13】 図9の積相減算回路における第1の加算回路を示す回路図である。

【図14】 図9の積相減算回路における第2の加算回路を示す回路図である。

【図15】 図9の積相減算回路における第3の加算回路を示す回路図である。

【図16】 従来のデジタル用のマニーフィルタを示す

図1 キャバシタンス回路

回路組合	キャバシタンス	回路
C P 8.4	C 8.4.1	16 C u
	C 8.4.2	8 C u
	C 8.4.3	4 C u
	C 8.4.4	2 C u
	C 8.4.5	C u
	C 8.4.6	C u
6	サンプル・ホールド回路	
S B 2 ~ S B 4	スイッチ	
MF	積相減算部	
P D	ピク検出部	
C P 8.3	C 8.3.1	16 C u
	C 8.3.2	8 C u
	C 8.3.3	4 C u
	C 8.3.4	2 C u
	C 8.3.5	2 C u

1995-08-07 17:28:01
<Start> A:\JSDOC\PATENT\W2005007500\007500\007500.JP.TXT

<<End>> A:\JSDOC\PATENT\W2005007500\007500.JP.TXT

C P 8.2 C 8.2.1 16 C u
C 8.2.2 8 C u
C 8.2.3 4 C u
C 8.2.4 4 C u

C P 8.1 C 8.1.1 16 C u
C 8.1.2 8 C u
C 8.1.3 8 C u

[K1]

[K2]

BEST AVAILABLE COPY

(1)

R2 入力回路

[R2.5]


[R2.6]

[R2.7]


(1)

Yカス	内蔵中間出力	出力
0	0	0
1	b3 b2 b1 b0	b3 b2 b1 b0
2	0	0
3	0	0
4	0	0
5	0	0
6	0	0
7	0	0
8	0	0
9	0	0
10	0	0
11	0	0
12	0	0
13	0	0
14	0	0
15	0	0
16	0	0
17	0	0
18	0	0
19	0	0
20	0	0
21	0	0
22	0	0
23	0	0
24	0	0
25	0	0
26	0	0
27	0	0
28	0	0
29	0	0
30	0	0
31	0	0
32	0	0
33	0	0
34	0	0
35	0	0
36	0	0
37	0	0
38	0	0
39	0	0
40	0	0
41	0	0
42	0	0
43	0	0
44	0	0
45	0	0
46	0	0
47	0	0
48	0	0
49	0	0
50	0	0
51	0	0
52	0	0
53	0	0
54	0	0
55	0	0
56	0	0
57	0	0
58	0	0
59	0	0
60	0	0
61	0	0
62	0	0
63	0	0
64	0	0
65	0	0
66	0	0
67	0	0
68	0	0
69	0	0
70	0	0
71	0	0
72	0	0
73	0	0
74	0	0
75	0	0
76	0	0
77	0	0
78	0	0
79	0	0
80	0	0
81	0	0
82	0	0
83	0	0
84	0	0
85	0	0
86	0	0
87	0	0
88	0	0
89	0	0
90	0	0
91	0	0
92	0	0
93	0	0
94	0	0
95	0	0
96	0	0
97	0	0
98	0	0
99	0	0
100	0	0
101	0	0
102	0	0
103	0	0
104	0	0
105	0	0
106	0	0
107	0	0
108	0	0
109	0	0
110	0	0
111	0	0
112	0	0
113	0	0
114	0	0
115	0	0
116	0	0
117	0	0
118	0	0
119	0	0
120	0	0
121	0	0
122	0	0
123	0	0
124	0	0
125	0	0
126	0	0
127	0	0
128	0	0
129	0	0
130	0	0
131	0	0
132	0	0
133	0	0
134	0	0
135	0	0
136	0	0
137	0	0
138	0	0
139	0	0
140	0	0
141	0	0
142	0	0
143	0	0
144	0	0
145	0	0
146	0	0
147	0	0
148	0	0
149	0	0
150	0	0
151	0	0
152	0	0
153	0	0
154	0	0
155	0	0
156	0	0
157	0	0
158	0	0
159	0	0
160	0	0
161	0	0
162	0	0
163	0	0
164	0	0
165	0	0
166	0	0
167	0	0
168	0	0
169	0	0
170	0	0
171	0	0
172	0	0
173	0	0
174	0	0
175	0	0
176	0	0
177	0	0
178	0	0
179	0	0
180	0	0
181	0	0
182	0	0
183	0	0
184	0	0
185	0	0
186	0	0
187	0	0
188	0	0
189	0	0
190	0	0
191	0	0
192	0	0
193	0	0
194	0	0
195	0	0
196	0	0
197	0	0
198	0	0
199	0	0
200	0	0
201	0	0
202	0	0
203	0	0
204	0	0
205	0	0
206	0	0
207	0	0
208	0	0
209	0	0
210	0	0
211	0	0
212	0	0
213	0	0
214	0	0
215	0	0
216	0	0
217	0	0
218	0	0
219	0	0
220	0	0
221	0	0
222	0	0
223	0	0
224	0	0
225	0	0
226	0	0
227	0	0
228	0	0
229	0	0
230	0	0
231	0	0
232	0	0
233	0	0
234	0	0
235	0	0
236	0	0
237	0	0
238	0	0
239	0	0
240	0	0
241	0	0
242	0	0
243	0	0
244	0	0
245	0	0
246	0	0
247	0	0
248	0	0
249	0	0
250	0	0
251	0	0
252	0	0
253	0	0
254	0	0
255	0	0
256	0	0
257	0	0
258	0	0
259	0	0
260	0	0
261	0	0
262	0	0
263	0	0
264	0	0
265	0	0
266	0	0
267	0	0
268	0	0
269	0	0
270	0	0
271	0	0
272	0	0
273	0	0
274	0	0
275	0	0
276	0	0
277	0	0
278	0	0
279	0	0
280	0	0
281	0	0
282	0	0
283	0	0
284	0	0
285	0	0
286	0	0
287	0	0
288	0	0
289	0	0
290	0	0
291	0	0
292	0	0
293	0	0
294	0	0
295	0	0
296	0	0
297	0	0
298	0	0
299	0	0
300	0	0
301	0	0
302	0	0
303	0	0
304	0	0
305	0	0
306	0	0
307	0	0
308	0	0
309	0	0
310	0	0
311	0	0
312	0	0
313	0	0
314	0	0
315	0	0
316	0	0
317	0	0
318	0	0
319	0	0
320	0	0
321	0	0
322	0	0
323	0	0
324	0	0
325	0	0
326	0	0
327	0	0
328	0	0
329	0	0
330	0	0
331	0	0
332	0	0
333	0	0
334	0	0
335	0	0
336	0	0
337	0	0
338	0	0
339	0	0
340	0	0
341	0	0
342	0	0
343	0	0
344	0	0
345	0	0
346	0	0
347	0	0
348	0	0
349	0	0
350	0	0
351	0	0
352	0	0
353	0	0
354	0	0
355	0	0
356	0	0
357	0	0
358	0	0
359	0	0
360	0	0
361	0	0
362	0	0
363	0	0
364	0	0
365	0	0
366	0	0
367	0	0
368	0	0
369	0	0
370	0	0
371	0	0
372	0	0
373	0	0
374	0	0
375	0	0
376	0	0
377	0	0
378	0	0
379	0	0
380	0	0
381	0	0
382	0	0
383	0	0
384	0	0
385	0	0
386	0	0
387	0	0
388	0	0
389	0	0
390	0	0
391	0	0
392	0	0
393	0	0
394	0	0
395	0	0
396	0	0
397	0	0
398	0	0
399	0	0
400	0	0
401	0	0
402	0	0
403	0	0
404	0	0
405	0	0
406	0	0
407	0	0
408	0	0
409	0	0
410	0	0
411	0	0
412	0	0
413	0	0
414	0	0
415	0	0
416	0	0
417	0	0
418	0	0
419	0	0
420	0	0
421	0	0
422	0	0
423	0	0
424	0	0
425	0	0
426	0	0
427	0	0
428	0	0
429	0	0
430	0	0
431	0	0
432	0	0
433	0	0
434	0	0
435	0	0
436	0	0
437	0	0
438	0	0
439	0	0
440	0	0
441	0	0
442	0	0
443	0	0
444	0	0
445	0	0
446	0	0
447	0	0
448	0	0
449	0	0
450	0	0
451	0	0
452	0	0
453	0	0
454	0	0
455	0	0

[६२]



118




二二




東京都町谷北沢3-5-188
株式会社鷹川

(72) 说明书
权人姓名
高根 哲
通信地址
東京都渋谷区北渋谷3-5-18渋谷ビル
株式会社魔山

[12] 4



〔四一六〕



〔四一六〕